Saturday , 28 November 2020
Breaking News
half subtractor using logic gate simulator
half subtractor using logic gate simulator

Half Subtractor using Logic Gate Simulator in Digital Electronics


Notice: Undefined index: tie_hide_meta in /home1/adnanonl/public_html/wp-content/themes/sahifa/framework/parts/meta-post.php on line 3

Notice: Trying to access array offset on value of type null in /home1/adnanonl/public_html/wp-content/themes/sahifa/framework/parts/meta-post.php on line 3
Spread the love

Half Subtractor using Logic Gate Simulator in Digital Electronics

As the name shows that Subtractor is a logic circuit in which numbers are subtracted, but in Digital Logic and Design and Digital Electronics only binary numbers are subtracted not decimal numbers.

Subtractor has two types.

  • Half Subtractor.
  • Full Subtractor.

Half Subtractor:-

Block Diagram of Half Subtractor

Half Subtractor is a logic circuit which subtracts only two bits, i.e (0 and 1). The truth table is shown below. A and B are inputs and Difference and Borrow are outputs.

Truth table of Half Subtractor
  • As the truth table shows that when we subtract 0 from 0 then difference and Borrow both are zeros.
  • when we subtract 1 from 0 then we borrow 1, then A input becomes 0 and 1 means 2, then subtract 1 from 2 then the difference becomes 1 and borrow will also be 1.
  • Meanwhile when we subtract 0 from 1 then difference will be 1 and borrow will be 0, because we had not borrowed 1.
  • Lastly when we subtract 1 from 1 then difference and borrow both will be zeros.

Following is the circuit diagram of Half Subtractor.

Circuit diagram of Half Subtractor.

In half Subtractor three gates are used one is XOR(Exclusive OR), AND and NOT gate. The output of XOR Gate generate Difference and AND Gate generate Borrow output.

Above is the video tutoial about Half Subtractor and has explained with Logic Gate Simulator.

Watch, learn and share this information to your friends and familty members.

Leave a Reply

Your email address will not be published. Required fields are marked *