JK flip flop with example|introduction of JK Flip Flop
The JK Flip-flop we now know that the basic gated SR NAND Gate flip-flop suffers from two basic problems: number one, the S = 0 and R = 0 condition or S = R = 0 must be avoided and not allowed any manner, and number two, if S or R change state while the enable input is high the correct latching action may not occur. This simple JK flip-Flop is the most used in different circuits and to be a universal flip-flop circuit. The sequential operation of the JK flip-flop is exactly the same as for the previous SR flip-flop with the same “Set” and “Reset” inputs. The difference this time is that the JK flip- flop has no invalid or forbidden input states of SR Latch (when S and R are both 1).
The JK flip-flop is a gated SR flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to a logic level “1”. Due to this additional clocked input, a JK flip-flop has four possible input combinations, “logic 1”, “logic 0”, “no change” and “toggle”. The Basic JK Flip-flop